Unified decoder architecture

ABSTRACT

Presented herein is a unified decoder architecture. A system comprises a video decoder, instruction memory, and a host processor. The video decoder decodes the video data encoded with the particular standard. The instruction memory stores a first set of instructions and a second set of instructions. The first set of instructions are for decoding encoded video data according to a first encoding standard. The second set of instruction are for decoding encoded video data according to a second encoding standard. The host processor provides an indication to the video decoder indicating the particular encoding standard. The video decoder executes the first set of instructions if the indication indicates that the particular encoding standard is the first encoding standard and executes the second set of instructions if the indication indicates that the particular encoding standard is the second encoding standard.

RELATED APPLICATIONS

[Not Applicable]

FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT

[Not Applicable]

MICROFICHE/COPYRIGHT REFERENCE

[Not Applicable]

BACKGROUND OF THE INVENTION

A number of different standards exist for encoding video data. In somecases, the video data is also compressed as part of the encodingprocess. For example, the Motion Pictures Expert Group (MPEG) hasdevised two such standards commonly known as MPEG-2, and Advanced VideoCoding (MPEG-4). Another example of an encoding standard is known as theDigital Video-25 (DV-25).

The encoded video data is decoded by a video decoder. However, a videodecoder can receive encoded video data that is encoded with any one of awide variety of encoding standards. In order to display the video data,the video decoder needs to be able to determine and decode video datathat is encoded with any one of the wide variety of encoding standards.

Although some video decoders are capable of decoding video data frommultiple formats, the video decoders comprise special hardware dedicatedto decoding each one of the wide variety of encoding standards. This isdisadvantageous because the additional hardware increases the cost ofthe decoder system.

Further limitations and disadvantages of conventional and traditionalapproaches will become apparent to one of skill in the art, throughcomparison of such systems with embodiments presented in the remainderof the present application with references to the drawings.

BRIEF SUMMARY OF THE INVENTION

Presented herein is a unified decoder architecture.

In one embodiment, there is presented a system for decoding video dataencoded with a particular standard. The system comprises a videodecoder, instruction memory, and a host processor. The video decoderdecodes the video data encoded with the particular standard. Theinstruction memory stores a first set of instructions and a second setof instructions. The first set of instructions are for decoding encodedvideo data according to a first encoding standard. The second set ofinstruction are for decoding encoded video data according to a secondencoding standard. The host processor provides an indication to thevideo decoder indicating the particular encoding standard. The videodecoder executes the first set of instructions if the indicationindicates that the particular encoding standard is the first encodingstandard and executes the second set of instructions if the indicationindicates that the particular encoding standard is the second encodingstandard.

In another embodiment, there is presented a method for decoding videodata encoded with a particular standard. The method comprises providingan indication to a video decoder indicating the particular encodingstandard to the video decoder, executing a first set of instructions ifthe indication indicates that the particular encoding standard is afirst encoding standard, and executing a second set of instructions ifthe indication indicates that the particular encoding standard is thesecond encoding standard.

In another embodiment, there is presented a system for decoding videodata encoded with a particular standard. The system comprises a codememory and a processor. The code memory stores instructions. Theprocessor loads the code memory with a first set of instructions fordecoding encoded video data according to a first encoding standard,where the video data is encoded according to the first encoding standardand loads the code memory a second set of instruction for decodingencoded video data according to a second encoding standard, wherein thevideo data is encoded according to the second encoding standard.

These and other advantages and novel features of the present invention,as well as details of an illustrated embodiment thereof, will be morefully understood from the following description and drawings.

BRIEF DESCRIPTION OF SEVERAL VIEWS OF THE DRAWINGS

FIG. 1 is a block diagram of an exemplary decoder system for decodingcompressed video data, in accordance with an embodiment of the presentinvention;

FIG. 2 is a block diagram of a circuit for decoding encoded video datain accordance with an embodiment of the present invention;

FIG. 3 is a flow diagram for decoding compressed video data inaccordance with an embodiment of the present invention; and

FIG. 4 is a block diagram of the video decoder in accordance with anembodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

Referring now to FIG. 1 there is illustrated a block diagram of anexemplary decoder system for decoding compressed video data, inaccordance with an embodiment of the present invention. Data is receivedand stored in a presentation buffer 203 within a Synchronous DynamicRandom Access Memory (SDRAM) 201. The data can be received from either acommunication channel or from a local memory, such as, for example, ahard disc or a DVD. In addition, the video data may be compressed usingdifferent encoding standards, such as, but not limited to, MPEG-2,DV-25, and MPEG-4.

The data output from the presentation buffer 203 is then passed to adata transport processor 205. The data transport processor 205demultiplexes the transport stream into packetized elementary streamconstituents, and passes the audio transport stream to an audio decoder215 and the video transport stream to a video transport processor 207and then to an MPEG video decoder 209. The audio data is then sent tothe output blocks, and the video is sent to a display engine 211.

The display engine 211 scales the video picture, renders the graphics,and constructs the complete display. Once the display is ready to bepresented, it is passed to a video encoder 213 where it is converted toanalog video using an internal digital to analog converter (DAC). Thedigital audio is converted to analog in an audio digital to analogconverter (DAC) 217.

The video decoder 209 can decode encoded video data that is encoded withany one of a plurality of encoding standards. The video decoder 209 usesfirmware to decode the encoded video data. A portion of the firmware canbe used for decoding video data for each of the plurality of standards,while other portions are specific to a particular standard. Accordingly,the video decoder executes a combination of the portions of the firmwarethat are common for decoding each of the different standards and theportions that are unique to the specified standard used for encoding theencoded video data.

A host processor 290 detects the specific standard used for encoding theencoded video data and provides an indication indicating the specificstandard to the video decoder 209. Responsive thereto, the video decoder209 selects the portions of the firmware that are specific to theencoding standard for execution along with the portions that are commonfor all of the standards.

Referring now to FIG. 2, there is illustrated a block diagram of acircuit for decoding encoded video data in accordance with an embodimentof the present invention. The circuit comprises a video decoder 209, ahost processor 290, a first instruction memory 291, and a secondinstruction memory 292. The first instruction memory 291 stores firmwarecomprising a first plurality of instructions 295 a that are common fordecoding encoded video data encoded with any of a plurality of encodingstandards, a second plurality of instructions 295 b that is unique fordecoding encoded video data encoded with a first encoding standard, athird plurality of instructions 295 c that is unique for decodingencoded video data encoded with a second encoding standard, a fourthplurality of instructions 295 d that is unique for decoding encodedvideo data encoded with a third encoding standard. The first encodingstandard can comprise, for example, MPEG-2. The second encoding standardcan comprise, for example, DV-25. The third encoding standard cancomprise, for example, MPEG-4. Although the pluralities of instructions295 a, 295 b, 295 c, 295 d are indicated by continuous regions for easeof illustration, it is noted that the pluralities of instructions 295 a,295 b, 295 c, 295 d do not necessarily occupy continuous regions of thefirst instruction memory 291.

The host processor 290 executes instructions stored in the secondinstruction memory 292. Execution of the instructions in the secondinstruction memory 292 cause the host processor 290 to detect theencoding standard used for encoding the compressed video data andprovide an indicator indicating the encoding standard to the videodecoder 209.

The video decoder 209 includes a control register 297 comprising aplurality of bits. The host processor 290 includes the encoding standardto the video decoder 209 by setting certain values in one or more of thebits in the control register. For example, in an exemplary case, thehost processor 290 can set two bits from the control register 297 toindicate the encoding standard, wherein the value of the two bitsindicate the encoding standard as set forth in the table below.

Bit Value Encoding Standard 00 Not Used 01 MPEG-2 10 DV-25 11 MPEG-4

Based on the indicated encoding standard, the video decoder 209 selectsand executes the portions of the firmware that are specific to theencoding standard for execution along with the portions that are commonfor the plurality of encoding standards.

Referring now to FIG. 3, there is illustrated a flow diagram fordecoding compressed video data in accordance with an embodiment of thepresent invention. At 305, the host processor 290 detects the encodingstandard for encoding the encoded video data.

After determining the encoding standard for encoding the encoded videodata, the host processor 290 provides (310) an indication indicating theencoding standard to the video decoder 209.

At 315, the video decoder 209 receives the indication indicating theencoding standard. At 320, a determination is made whether the encodingstandard is a first encoding standard, a second encoding standard, or athird encoding standard.

If the encoding standard is a first encoding standard at 320, the videodecoder 209 selects (325) the portions of the firmware that are uniqueto the first encoding standard. At 330, the video decoder 209 decodesthe encoded video data by executing the portions of the firmware thatare unique to the first encoding standard and the portions of thefirmware that are common to all of the plurality of encoding standards.

If the encoding standard is a second encoding standard at 320, the videodecoder 209 selects (335) the portions of the firmware that are uniqueto the second encoding standard. At 340, the video decoder 209 decodesthe encoded video data by executing the portions of the firmware thatare unique to the second encoding standard and the portions of thefirmware that are common to all of the plurality of encoding standards.

If the encoding standard is a third encoding standard at 320, the videodecoder 209 selects (355) the portions of the firmware that are uniqueto the third encoding standard. At 360, the video decoder 209 decodesthe encoded video data by executing the portions of the firmware thatare unique to the third encoding standard and the portions of thefirmware that are common to all of the plurality of encoding standards.

Referring now to FIG. 4, there is illustrated a block diagram of anexemplary video decoder 209 in accordance with an embodiment of thepresent invention. The video decoder 209 comprises a master row engine405 and a slave row engine 410. The master row engine 405 supports theMPEG-2, MPEG-4, and DV-25 encoding standards. However, in the case ofMPEG-2 High Definition Television (HDTV), although the instructions arethe same, the rate of data for decoding is high. Accordingly, the slaverow engine 410 supplements the master row engine 405 for decoding MPEG-2video data.

The host processor sends an indication to a master processor 430 in themaster row engine 410, indicating the type of video data that is to bedecoded. Responsive to receiving the signal, the master processor 430loads the appropriate combination of instructions 295 a, 295 b, 295 c,295 d from the instruction memory into a code data memory 425. If theindicator indicates that the video data is MPEG-2, the master processor430 also loads the appropriate combination of instructions 295 a, 295 b,295 c, 295 d from the instruction memory into a code data memory 550 inthe slave row engine 410. After loading the appropriate combination ofinstructions 295 a, 295 b, 295 c, 295 d, the appropriate combination ofinstructions cause the master row engine 405 to accesses the video datawith a video DMA 420.

The video data is received by a bitstream extractor 460. In the casewhere the video data is MPEG-2, the video data is also received bybitstream extractor 510. The combination of instructions 295 a, 295 b,295 c, 295 d configure and otherwise drive the appropriate hardware inthe master row engine 409 and slave row engine 410 for the type of videodata received.

The master row engine 409 includes hardware components for decodingDV-25, MPEG-2, and MPEG-4 video. The master row engine 409 comprises aVideo Engine Interface VEIF, a Quantizer Command Programming (QCP)First-In First-Out queue (FIFO) 490, a Motion Computer (MOTC) 440, aVideo Request Manager (VREQM) FIFO 445, an Inverse Quantizer 525, aVideo Request Manager 450, an Inverse Discrete Cosine Transformation(IDCT) block 500, and Pixel Reconstructor 455 that are used whendecoding DV-25, MPEG-2, and MPEG-4 video data. The master row enginealso includes a DV Inverse Quantizer (DVIQ) 480, a DV Variable LengthDecoder (DV VLD) 465, and a DV IDCT Preprocessor 505 that are used whendecoding DV-25 video data.

The slave row engine 410 comprises a master VLD 515, a slave VLD 520,video engine interface (VEIF) 525, a QCP FIFO 530, an inverse quantizer535, an IDCT 540, a bridge 545, a slave processor 555, an MOTC 560, aVREQM FIFO 565, a video request manager 570, and a pixel reconstructer575 that are used for decoding MPEG-2 video data.

One embodiment of the present invention may be implemented as a boardlevel product, as a single chip, application specific integrated circuit(ASIC), or with varying levels integrated on a single chip with otherportions of the system as separate components. The degree of integrationof the system will primarily be determined by speed and costconsiderations. Because of the sophisticated nature of modernprocessors, it is possible to utilize a commercially availableprocessor, which may be implemented external to an ASIC implementationof the present system. Alternatively, if the processor is available asan ASIC core or logic block, then the commercially available processorcan be implemented as part of an ASIC device with various functionsimplemented as firmware.

While the invention has been described with reference to certainembodiments, it will be understood by those skilled in the art thatvarious changes may be made and equivalents may be substituted withoutdeparting from the scope of the invention. In addition, manymodifications may be made to adapt particular situation or material tothe teachings of the invention without departing from its scope.Therefore, it is intended that the invention not be limited to theparticular embodiment(s) disclosed, but that the invention will includeall embodiments falling within the scope of the appended claims.

1. A system for decoding video data encoded with a particular standard,said system comprising: a video decoder for decoding the video dataencoded with the particular standard, wherein the video decodercomprises a master processor; instruction memory for storing: a firstset of instructions for decoding encoded video data according to a firstencoding standard; and a second set of instructions for decoding encodedvideo data according to a second encoding standard; a host processor forproviding an indication to the video decoder indicating the particularencoding standard, wherein the video decoder, comprising the masterprocessor, for decoding the video data encoded with the particularstandard is discrete from the host processor; and wherein the videodecoder executes the first set of instructions if the indicationindicates that the particular encoding standard is the first encodingstandard and executes the second set of instructions if the indicationindicates that the particular encoding standard is the second encodingstandard.
 2. The system of claim 1, wherein the first encoding standardcomprises MPEG-2 and the second encoding standard comprises MPEG-4. 3.The system of claim 1, wherein the instruction memory stores a third setof instructions for decoding encoded video data according to a thirdencoding standard, and wherein the video decoder executes the third setof instructions if the indication indicates that the particular encodingstandard is the third encoding standard.
 4. The system of claim 3,wherein the first encoding standard comprises MPEG-2, the secondencoding standard comprises MPEG-4, and the third encoding standardcomprises DV-25.
 5. The system of claim 3, wherein the instructionmemory stores a fourth set of instructions for decoding the video datain accordance with the first encoding standard, the second encodingstandard, and the third encoding standard.
 6. The system of claim 1,further comprising a register for storing the indication from the hostprocessor.
 7. The system of claim 6, wherein the instruction memorystores a fifth set of instructions, wherein execution of theinstructions by the host processor cause: detecting the particularencoding standard; and writing the indicator to the register.
 8. Thesystem of claim 1, wherein: the first set of instructions comprises acommon instruction set and a first encoding standard instruction set;and the second set of instructions comprises the common instruction setand a second encoding standard instruction set.
 9. A method for decodingvideo data encoded with a particular standard, said method comprising:receiving an indication from a host processor by a video decoderindicating the particular encoding standard, wherein the video decodercomprises a master processor and is discrete from the host processor;executing a first set of instructions if the indication indicates thatthe particular encoding standard is a first encoding standard; andexecuting a second set of instructions if the indication indicates thatthe particular encoding standard is the second encoding standard;providing an indication by a host processor to the video decoderindicating the particular encoding standard, wherein the video decoder,comprising the master processor, for decoding the video data encodedwith the particular standard is discrete from the host processor; andwherein the video decoder executes the first set of instructions if theindication indicates that the particular encoding standard is the firstencoding standard and executes the second set of instructions if theindication indicates that the particular encoding standard is the secondencoding standard.
 10. The method of claim 9, wherein the first encodingstandard comprises MPEG-2 and the second encoding standard comprisesMPEG-4.
 11. The method of claim 9, further comprising executing thethird set of instructions if the indication indicates that theparticular encoding standard is the third encoding standard.
 12. Themethod of claim 11, wherein the first encoding standard comprisesMPEG-2, the second encoding standard comprises MPEG-4, and the thirdencoding standard comprises DV-25.
 13. The method of claim 11, executinga fourth set of instructions for decoding the video data in accordancewith the first encoding standard, the second encoding standard, and thethird encoding standard.
 14. The method of claim 9, further comprising:detecting the particular encoding standard; and writing the indicator toa register.
 15. The method of claim 9, wherein: the first set ofinstructions comprises a common instruction set and a first encodingstandard instruction set; and the second set of instructions comprisesthe common instruction set and a second encoding standard instructionset.
 16. A system for decoding video data encoded with a particularstandard, said system comprising: a code memory for instructions; and amaster decoder processor for loading the code memory with a first set ofinstructions for decoding encoded video data according to a firstencoding standard, where the video data is encoded according to thefirst encoding standard and for loading the code memory with a secondset of instructions for decoding encoded video data according to asecond encoding standard, wherein the video data is encoded according tothe second encoding standard; receiving an indication at the masterdecoder processor indicating the particular encoding standard fordecoding the video data encoded with the particular standard; whereinthe master decoder processor loads the code memory after receiving anindication from a discrete host processor indicating the particularencoding standard.
 17. The system of claim 16, wherein execution of thefirst set of instructions by the master decoder processor controls afirst plurality of circuits, and execution of the second set ofinstructions controls a second plurality of circuits.
 18. The system ofclaim 16, further comprising a slave engine, said slave engine furthercomprising: another instruction memory for storing a third set ofinstructions if the encoding standard is the second encoding standard.19. The system of claim 18, wherein the slave engine comprises a thirdplurality of circuits, wherein the execution of the third set ofinstructions controls the third plurality of circuits.
 20. The system ofclaim 16, wherein: the first set of instructions comprises a commoninstruction set and a first encoding standard instruction set; and thesecond set of instructions comprises the common instruction set and asecond encoding standard instruction set.